Proceedings of the Design Automation &Amp; Test in Europe Conference 2006
DOI: 10.1109/date.2006.244110
|View full text |Cite
|
Sign up to set email alerts
|

Formal Performance Analysis and Simulation of UML/SysML Models for ESL Design

Abstract: UML2 and SysML try to adopt techniques known from software development to systems engineering. However, the focus has been put on modeling aspects until now and quantitative performance analysis is not adequately taken into account in early design stages of the system. In this paper, we present our approach for formal and simulation based performance analysis of systems specified with UML2/SysML. The basis of our analysis approach is the detection of communication that synchronize the control flow of the corre… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
16
0
1

Year Published

2008
2008
2013
2013

Publication Types

Select...
3
2
2

Relationship

0
7

Authors

Journals

citations
Cited by 23 publications
(17 citation statements)
references
References 10 publications
0
16
0
1
Order By: Relevance
“…Few initiatives are concerned with the V&V of SysML models [14], [16]. Jarraya et al [14] present a mapping of time-annotated SysML activity diagrams into Discrete-Time Markov Chains (DTMC) for performance evaluation using a probabilistic model checker.…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…Few initiatives are concerned with the V&V of SysML models [14], [16]. Jarraya et al [14] present a mapping of time-annotated SysML activity diagrams into Discrete-Time Markov Chains (DTMC) for performance evaluation using a probabilistic model checker.…”
Section: Related Workmentioning
confidence: 99%
“…Jarraya et al [14] present a mapping of time-annotated SysML activity diagrams into Discrete-Time Markov Chains (DTMC) for performance evaluation using a probabilistic model checker. Viehl et al [16] considers timeannotated sequence and UML structured classes/SysML assemblies for performance analysis of System-On-a-Chip (SoC) systems based on simulation. Regarding the formalization of UML activity diagrams, some initiatives such as [4], [5], [17], [18] are within UML 1.x.…”
Section: Related Workmentioning
confidence: 99%
“…Concerning the V&V of SysML-based design models, to the best of our knowledge, there are only a few initiatives (Viehl et al 2006;Jarraya et al 2007). In Jarraya et al (2007), a proposal is advanced for performance evaluation of systems given their design models expressed as SysML activity diagrams endowed with time annotation.…”
Section: Related Workmentioning
confidence: 99%
“…The approach is based on probabilistic model checking of the underlaying probabilistic model using PRISM. 5 Viehl et al (2006) explore formal and simulation based performance analysis of systems specified with UML2/SysML. The detection of potential conflicts on shared communication resources in a system based on its target architecture is addressed.…”
Section: Related Workmentioning
confidence: 99%
“…SysML can be customized to model domain specific applications, and in particular support code generation towards SoC languages. First signs of interest in this direction are already visible [27,38,58,71,76].…”
Section: Fig 16 Example Of Sysml Requirement Diagrammentioning
confidence: 99%