2021
DOI: 10.35848/1347-4065/abdf1e
|View full text |Cite
|
Sign up to set email alerts
|

Free carrier density enhancement of 4H-SiC Si-face MOSFET by Ba diffusion process and NO passivation

Abstract: Field effect mobility was improved in a 4H-SiC (0001) metal-oxide-semiconductor field-effect transistor with Ba diffusion into the gate oxide and NO passivation. The Ba diffusion process caused Ba interface passivation, which suppressed oxide surface roughening. Free carrier mobility and free carrier density were evaluated through Hall effect measurements using the Van der Pauw technique at room temperature. Passivation by Ba or NO was found to have no effect on free carrier mobility but contributed to increas… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

1
1
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
2

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 30 publications
1
1
0
Order By: Relevance
“…It was observed by high-low C-V that the density of interface traps (DIT) was reduced by the Ba passivation, and the temperature dependence of the µFE showed minimal coulomb scattering effects. A recent report has shown that the free carrier density is increased with this Ba Silicon Carbide MOSFETs and Special Materials passivation process [18], which agrees with the previous findings of lower DIT levels. However, the gate oxide and threshold reliability have been shown to worsen if these are used with a SiO2 dielectric.…”
Section: Interface Passivationsupporting
confidence: 91%
See 1 more Smart Citation
“…It was observed by high-low C-V that the density of interface traps (DIT) was reduced by the Ba passivation, and the temperature dependence of the µFE showed minimal coulomb scattering effects. A recent report has shown that the free carrier density is increased with this Ba Silicon Carbide MOSFETs and Special Materials passivation process [18], which agrees with the previous findings of lower DIT levels. However, the gate oxide and threshold reliability have been shown to worsen if these are used with a SiO2 dielectric.…”
Section: Interface Passivationsupporting
confidence: 91%
“…The present state-of-the-art MOS interface for SiC power devices consists of thermally grown SiO2 with a nitric oxide (NO) post-anneal on Si-face (0001) 4H-SiC (tilted off-axis ~4° in the [11][12][13][14][15][16][17][18][19][20] direction). This provides a stable nitrogen passivation layer [1] and good dielectric reliability [2], but with a remaining high density of interface traps (DIT) near the conduction band, about two orders of magnitude higher than for Si MOS devices.…”
Section: Introductionmentioning
confidence: 99%