2002
DOI: 10.1007/s11664-002-0108-5
|View full text |Cite
|
Sign up to set email alerts
|

Gate-planarized organic polymer thin film transistors

Abstract: We report in this paper the fabrication and characterization of a new gate-planarized organic polymer thin-film transistor (GP OP-TFT). We describe in detail the effects of the measurement procedure on the GP OP-TFT electrical characteristics and extracted parameters and show that it is extremely critical to carefully control the electrical measurement conditions to obtain accurate and meaningful results, before any material optimization is undertaken. We also describe the importance of normalization of electr… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

1
9
0

Year Published

2003
2003
2005
2005

Publication Types

Select...
4
2
1

Relationship

3
4

Authors

Journals

citations
Cited by 12 publications
(10 citation statements)
references
References 20 publications
1
9
0
Order By: Relevance
“…The F8T2 was spun directly onto a cleaned, native dielectric. These µ FE values are consistent with those reported recently by groups using F8T2 in which monolayer treatments on the gate dielectric surface were not performed 16,20 . …”
Section: Dielectricsupporting
confidence: 92%
See 1 more Smart Citation
“…The F8T2 was spun directly onto a cleaned, native dielectric. These µ FE values are consistent with those reported recently by groups using F8T2 in which monolayer treatments on the gate dielectric surface were not performed 16,20 . …”
Section: Dielectricsupporting
confidence: 92%
“…To compare the performance of devices using gate dielectrics with different dielectric constants, normalization of the transfer characteristics to charge 16 is needed. The electrical charge (Q i ) induced by the gate insulator at he F8T2-gate insulator interface (in C/cm 2 ) is given by Q i = C i * V gs .…”
Section: Dielectricmentioning
confidence: 99%
“…1. 7 The devices use benzocyclobutene (BCB) as the gate-planarization material, amorphous-silicon nitride deposited by plasmaenhanced chemical vapor deposition (PECVD) as the gate insulator, and ITO as source and drain electrodes. Our typical TFT channel width and length are 50-100 and 6-100 µm, respectively.…”
Section: Device Fabrication and Electrical Performancesmentioning
confidence: 99%
“…For the transfer characteristics, the source is grounded, the drain voltage is held constant, and the gate voltage is swept from negative to positive. 7 Typical OP-TFT transfer (drain current versus source-drain voltage) and output (drain current versus source-gate voltage) characteristics are plotted in Figs. 2(a) and 2(b), respectively.…”
Section: Device Fabrication and Electrical Performancesmentioning
confidence: 99%
See 1 more Smart Citation