1989
DOI: 10.1143/jjap.28.l2047
|View full text |Cite
|
Sign up to set email alerts
|

Hot-Carrier Detrapping Mechanisms in MOS Devices

Abstract: Detrapping phenomena in stressed MOS devices are observed by monitoring electrical characteristics after a constant current stress is applied. The “see-saw” behavior of the density of interface states and the subsequent partial recovery of the threshold voltage give evidence that detrapping occurs in the capacitor and transistor. Threshold voltage reversal has two components, thermal recovery (TR) and field-assisted-recovery (FAR). These results suggest the occurrence of a degradation reversal which could be o… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
9
0

Year Published

1992
1992
2021
2021

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 9 publications
(9 citation statements)
references
References 4 publications
0
9
0
Order By: Relevance
“…The activation energy is a signature of the temperature dependency of the reaction. The recovery of a device is dependent if a bias opposite to the applied stress is applied [6]. In this work, the recovery in air without an applied bias is investigated as function of several anneal temperatures, T a .…”
Section: Introductionmentioning
confidence: 99%
“…The activation energy is a signature of the temperature dependency of the reaction. The recovery of a device is dependent if a bias opposite to the applied stress is applied [6]. In this work, the recovery in air without an applied bias is investigated as function of several anneal temperatures, T a .…”
Section: Introductionmentioning
confidence: 99%
“…Both the heterojunction and homojunction InWO TFTs exhibited a typical n-type channel TCO TFT behavior with excellent gate-to-channel controllability. Neither the shortchannel effect 13 nor the hot-carrier effect 14 were observed in the saturation region. In addition, the transfer curves (I D -V G ) with a drain-to-source bias of 8 V for the InWO TFTs are illustrated in Fig.…”
Section: Resultsmentioning
confidence: 86%
“…18) The drain bias is 6.0 V. The degradation rate of R on has peaks near V th . 27) After that, the degradation rate of R on decreases with increasing gate voltage. This tendency occurs regardless of the channel length.…”
Section: Resultsmentioning
confidence: 96%