2015
DOI: 10.1109/jeds.2015.2392793
|View full text |Cite
|
Sign up to set email alerts
|

Impact of TFET Unidirectionality and Ambipolarity on the Performance of 6T SRAM Cells

Abstract: We use mixed device-circuit simulations to predict the performance of 6T static RAM (SRAM)\ud cells implemented with tunnel-FETs (TFETs). Idealized template devices are used to assess the impact of\ud device unidirectionality, which is inherent to TFETs and identify the most promising configuration for the\ud access transistors. The same template devices are used to investigate the VDD range, where TFETs may be\ud advantageous compared to conventional CMOS. The impact of device ambipolarity on SRAM operation\u… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
25
0

Year Published

2015
2015
2023
2023

Publication Types

Select...
5
3
1

Relationship

1
8

Authors

Journals

citations
Cited by 72 publications
(25 citation statements)
references
References 19 publications
0
25
0
Order By: Relevance
“…This parasitic current is a characteristic for homojunction p-i-n structures at large gate-drain voltage Vgd, when the TFET becomes conductive. Suppressing the ambipolarity in TFETs is mandatory to allow full functionality of CMOS logic as reported in [14].…”
Section: Introductionmentioning
confidence: 99%
“…This parasitic current is a characteristic for homojunction p-i-n structures at large gate-drain voltage Vgd, when the TFET becomes conductive. Suppressing the ambipolarity in TFETs is mandatory to allow full functionality of CMOS logic as reported in [14].…”
Section: Introductionmentioning
confidence: 99%
“…The threat model for controllable manipulation of the modulator output bit is described as sending the inverted version of the modulator output bit (or the bit stream) to the digital filter block at any time by controlling the supply voltage of a maliciously sized TFET-based static random-access memory (SRAM) cell [27][28][29] locally or globally. The nodes of the TFET-based SRAM cell can be described as: BL and BL are the bit lines, SO and SO are the storing nodes for the data bit, WR 1 and WR 0 are the control signals for storing logic one and logic zero respectively, V DD and −V SS are the supply voltage and ground respectively.…”
Section: Attack 3: Controllable Manipulation Of Modulator Output Bitmentioning
confidence: 99%
“…In recent experimental demonstration, III‐V TFET has achieved ON current of 92 μA/μm with 48‐mV/dec subthreshold swing at a supply voltage ( V DD ) of 0.5 V. With high ON to OFF current ratio and lower subthreshold swing, TFET digital circuits achieve ultralow power consumption and high energy efficiency . However, TFET shows peculiar electrical characteristics such as ambipolarity and unidirectional current conduction . Ambipolarity in TFETs is considered as a serious challenge, and several device‐level optimization techniques were demonstrated to reduce the ambipolar leakage .…”
Section: Introductionmentioning
confidence: 99%