2007
DOI: 10.1063/1.2715122
|View full text |Cite
|
Sign up to set email alerts
|

Impacts of a polycrystalline-silicon buffer layer on the performance and reliability of strained n-channel metal-oxide-semiconductor field-effect transistors with SiN capping

Abstract: Articles you may be interested inThe understanding of the drain-current fluctuation in a silicon-carbon source-drain strained n-channel metaloxide-semiconductor field-effect transistors Appl. Phys. Lett. A model of electrical conduction across the grain boundaries in polycrystalline-silicon thin film transistors and metal oxide semiconductor field effect transistors Strained Si n -channel metal-oxide-semiconductor field-effect transistors formed on very thin SiGe relaxed layer fabricated by ion implantation te… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
6
0

Year Published

2007
2007
2014
2014

Publication Types

Select...
4
1

Relationship

1
4

Authors

Journals

citations
Cited by 6 publications
(6 citation statements)
references
References 6 publications
0
6
0
Order By: Relevance
“…Channel strain engineering using highly tensile SiN capping has been popularly applied to modern technology to enhance the driving current of NMOS [1][2][3][4][5][6][7][8][9]. Based on the results presented in the present study, the N content and the Si-H bonds contained in the capping layer must be carefully controlled.…”
Section: Hot-carrier Stressmentioning
confidence: 99%
See 3 more Smart Citations
“…Channel strain engineering using highly tensile SiN capping has been popularly applied to modern technology to enhance the driving current of NMOS [1][2][3][4][5][6][7][8][9]. Based on the results presented in the present study, the N content and the Si-H bonds contained in the capping layer must be carefully controlled.…”
Section: Hot-carrier Stressmentioning
confidence: 99%
“…3) would release extra H species to the device and form new Si-H bonds at the Si/channel interface [10,14]. The breaking of Si-H bonds at the Si/channel interface during stressing is believed to be one of the major root causes responsible for the hot-carrier degradation [6][7][8]17]. These passivated Si-H bonds act as precursors to hot-carrier degradation [18,19] and are more easily broken during subsequent stressing [17].…”
Section: Hot-carrier Stressmentioning
confidence: 99%
See 2 more Smart Citations
“…However, a large amount of hydrogen during SiN CESL deposition would diffuse into the gate stacks to from Si-H/Hf-H bonds. The binding energy of the Si-H/Hf-H bonds is too small to resist subsequent channel hot electron stress (CHES) or constant voltage stress (CVS), which results in a considerable threshold voltage ( V TH ) shift and reliability degradation for the SiN CESL uniaxial-strained MOSFETs [ 21 , 22 ].…”
Section: Introductionmentioning
confidence: 99%