Articles you may be interested inThe understanding of the drain-current fluctuation in a silicon-carbon source-drain strained n-channel metaloxide-semiconductor field-effect transistors Appl. Phys. Lett. A model of electrical conduction across the grain boundaries in polycrystalline-silicon thin film transistors and metal oxide semiconductor field effect transistors Strained Si n -channel metal-oxide-semiconductor field-effect transistors formed on very thin SiGe relaxed layer fabricated by ion implantation technique Appl. Phys. Lett. 90, 202101 (2007); 10.1063/1.2739324 On the beneficial impact of tensile-strained silicon substrates on the low-frequency noise of n -channel metaloxide-semiconductor transistors Appl. Phys. Lett. 86, 223509 (2005); 10.1063/1.1942631Secondary ion mass spectrometry characterization of source/drain junctions for strained silicon channel metal-oxide-semiconductor field-effect transistors

This letter investigates abnormal negative threshold voltage shifts under positive bias stress in input/output (I/O) TiN/HfO2 n-channel metal-oxide-semiconductor field-effect transistors using fast I-V measurement. This phenomenon is attributed to a reversible charge/discharge effect in pre-existing bulk traps. Moreover, in standard performance devices, threshold-voltage (Vt) shifts positively during fast I-V double sweep measurement. However, in I/O devices, Vt shifts negatively since electrons escape from bulk traps to metal gate rather than channel electrons injecting to bulk traps. Consequently, decreasing pre-existing bulk traps in I/O devices, which can be achieved by adopting HfxZr1−xO2 as gate oxide, can reduce the charge/discharge effect.

This work investigates electron-electron scattering (EES)-induced channel hot electron (CHE) injection in nanoscale n-channel metal-oxide-semiconductor field-effect-transistors (n-MOSFETs) with high-k/metal gate stacks. Many groups have proposed new models (i.e., single-particle and multiple-particle process) to well explain the hot carrier degradation in nanoscale devices and all mechanisms focused on Si-H bond dissociation at the Si/SiO 2 interface. However, for high-k dielectric devices, experiment results show that the channel hot carrier trapping in the pre-existing high-k bulk defects is the main degradation mechanism. Therefore, we propose a model of EES-induced CHE injection to illustrate the trapping-dominant mechanism in nanoscale n-MOSFETs with high-k/metal gate stacks. V

No abstract

No abstract