2006 14th IEEE International Conference on Advanced Thermal Processing of Semiconductors 2006
DOI: 10.1109/rtp.2006.367986
|View full text |Cite
|
Sign up to set email alerts
|

Kinetics of Shallow Junction Activation: Physical Mechanisms

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1

Citation Types

0
14
0

Year Published

2010
2010
2022
2022

Publication Types

Select...
2
2
2

Relationship

0
6

Authors

Journals

citations
Cited by 18 publications
(14 citation statements)
references
References 25 publications
0
14
0
Order By: Relevance
“…after few seconds anneal at low temperature) of boron and Si interstitials co-precipitation and are known as "large" boron interstitial clusters (BICs). In contrast, the much shorter duration time of excimer laser annealing (<200 ns) is comparable to that of some basic point-defect related phenomena, such as Si interstitial diffusion and clustering 11 , which makes the defect-formation mechanism itself questionable in this annealing regime. In addition, most of the existing studies of defect formation in laser annealed silicon have been carried out in preamorphised structures: (i) after non-melt anneals, conventional endof-range defects ({311} defects and {111} DLs) have been observed [12][13][14] ; (ii) in the case of melt laser annealing, the defects nature depends on the position of the melt front with respect to the amorphous/crystalline, a/c, interface (stacking faults are observed in the case of incomplete melting of the preamorphised layer, 15 defect-free crystalline silicon is found when melting goes beyond the a/c interface 16 ).…”
mentioning
confidence: 99%
“…after few seconds anneal at low temperature) of boron and Si interstitials co-precipitation and are known as "large" boron interstitial clusters (BICs). In contrast, the much shorter duration time of excimer laser annealing (<200 ns) is comparable to that of some basic point-defect related phenomena, such as Si interstitial diffusion and clustering 11 , which makes the defect-formation mechanism itself questionable in this annealing regime. In addition, most of the existing studies of defect formation in laser annealed silicon have been carried out in preamorphised structures: (i) after non-melt anneals, conventional endof-range defects ({311} defects and {111} DLs) have been observed [12][13][14] ; (ii) in the case of melt laser annealing, the defects nature depends on the position of the melt front with respect to the amorphous/crystalline, a/c, interface (stacking faults are observed in the case of incomplete melting of the preamorphised layer, 15 defect-free crystalline silicon is found when melting goes beyond the a/c interface 16 ).…”
mentioning
confidence: 99%
“…5 (b)), but the oscillation amplitude is considerably less the absolute temperature of the oscillator"s elements. Hence, an analysis of the system behavior can be carried out at certain points by performing the linearization of the set of the equations (1) - (2). There is a need to find coordinates of the TT .…”
Section: T T T T T H T T H T T Dtmentioning
confidence: 99%
“…The time necessity to reach steady state of heat exchange between the wafer and the elements of the thermal chamber is limited from 5 to 10 min in dependence on the heater temperature. However, the duration of the rapid thermal processes in micro and nanoelectronics processing, for which, as assumed, this effect can be used, lies in the from 10 -4 to 10 2 s at present [2][3] . That is, they run in known to be nonstationary conditions and it is important to understand how the bistability effect is revealed in dynamical regime when the bistability system is switched from one stable state to another one.…”
Section: Introductionmentioning
confidence: 99%
“…However, the ongoing downscaling of planar silicon (Si) has becoming more difficultdue to the physical limitation issues.One of the severe problems is the short channel effects (SCE) that occur when the channel length is shortened.This problem will reduce the device threshold voltage and subsequently increase the leakage current [1][2][3].…”
Section: Introductionmentioning
confidence: 99%
“…Formation of highly doped and activated shallow p + /n junction for source/drain extension (SDE) region is considered as one of the promising methods for suppressing this problem [2,3]. The simplest way for forming shallow junction in Si is by using the combination of the low-energy ion implantation and rapid thermal annealing.…”
Section: Introductionmentioning
confidence: 99%