Micro Structure Observation and Reliability Behavior of Peripheral Flip Chip Interconnections with Solder-Capped Cu Pillar Bumps

Abstract

PoP (Package on Package) structures have been used widely in digital consumer electronics products such as digital still cameras and mobile phones. However, the final stack height from the top to the bottom package for these structures is higher than that of the current stacked die packages. To reduce the height of the package, a flip chip technology is used.Since the logic chips of mobile applications use a pad pitch of less than 80 μm or less, an ultra-fine-pitch flip chip interconnection technique is required. The C4 (Controlled Collapse Chip Connection) flip chip technology is widely used in area array flip chip packages. The C4 was named after the four initial characters which are "C" of Controlled Collapse Chip Connection. The collapse of the molten solder is controlled by the individual opening of solder resist on each pad on the substrate so that the chip can be connected onto the substrate. However, C4 is not suitable in the ultra-fine-pitch flip chips because the such a individual opening which is suitable for the ultra-fine-pitch cannot be made on the substraete. Instead of the C4 flip chip technology, the new interconnection technique was developed using the solder capped Cu pillar bumps.It is very easy to control the space between the die and the substrate by adjusting the Cu pillar height even when a large slit window opening exists on a group of pads on the substrate. Since the collapse control of the solder bumps is not necessary, we call the process C2 (Chip Connection). The C2 was named after the two initial characters which are "C" of Chip Connection. The solder capped Cu pillar bumps are connected to Cu substrate pads, which are a surface treated with OSP (Organic Solder Preservative), by reflow with no-clean processes. This technology creates the SMT (Surface Mount Technology)/flip chip hybrid assembly for SoP (System on Package) use. We have produced 50 μm pitch interconnections and observed the micro structure and tested their reliability. Some voids in the solder joint were observed after the reflow process. The results of warpage measurements and FEM (Finite Element Method) analyses suggest that these voids are the shrinkage voids caused by the wide temperature range of the solder liquid phase and the substrate warpage.Since they are not the stress induced voids, they didn't affect the reliability test. The increase in interconnection resistance during the reliability test was compared between the C2 interconnection and Au stud-solder interconnection. Since the resistance increase of the C2 interconnection is much smaller than that for the Au stud-solder interconnection, it is clear that the C2 flip chip technology provides robust solder connections at low cost. Also the C2 structure with a low-k device was evaluated and no failures were observed at 1,500 cycles in the TC (Thermal Cycle) test. In addition to the fine-pitch interconnections, a die thickness of 70 μm is required to reduce the final stack height. The reliability performance of the C2 flip chip with the die thickness...

Reliability assessment of thermally compression bonded copper pillar on organic and ceramic substrates

“…This test vehicle is designed for direct landing of the copper pillars on substrate interconnect traces without any landing pad. The so-called bump-on-trace (BOT) is expected to advance the interconnect density in contrast to conventional bump-on-pad [9][10]. Assembly of the copper pillars will be conducted using an automated Datacon placement machine capable of dispensing NCP as well as thermal compression bonding of the chips upon placement as desired.…”

“…Despite the obvious benefits, the technology as it stands today has several issues for full implementation particularly at the finer pitch level [9][10]. Noted disadvantages are: manufacturing cost, reliability of less robust interconnects [9], high aspect ratio wafer level plating, die to substrate misregistration, die coplanarity, substrate warpage, tearing of copper pillar bumps due to imposed stresses, and production of high density interconnect substrate as well as handling of thinner wafers for further package miniaturization.…”

Metallic Film Formation Using Direct Micropatterning with Photoreactive Metal Complexes

“…At the same time, fabrication cost and the environmental impact of employed processes must be driven down. With regard to circuit formation for semiconductors and packaging, some trends in fabrication that reflect this situation are, for example, development of through silicon vias and copper post connection for stacked chip devices and three-dimensional large-scale integration, transition of subtractive aluminum to damascene , at the wafer level, and development of build-up construction, multilayer substrates, and subtractive to semiadditive methods for patterning at the substrate level. In order to implement frontier construction techniques, development of direct patterning and fully additive metallization technology provides a powerful tool that can satisfy future demands and prerequisites.…”