This article discusses the development of effective methods and tools for assessing the fault tolerance of logical circuits, the mechanism of logical masking, the development of the route of re-synthesis of combinational circuits, methods for increasing fault tolerance. A method of iterative circuit modification is proposed, due to an increase in the level of logical masking of the circuit.