Modeling of temperature scenarios in a multicore processor system

Abstract

Abstract. In modern CMOS integrated Systems-on-Chip global temperature variations arise as well as local fluctuations in regions of high activity, resulting in the arise of local hot spots. This in turn can greatly affect reliability and lifetime of a chip. Economically affordable processor packaging cannot be provided for the worst case hot spot scenario. In a multicore system a reciprocal influence between the temperatures of neighbouring cores occur leading to increasing core temperature compared to a single core. This results in the need to monitor and regulate the operating temperature during runtime in order to keep it at tolerable values. This can be done in an easy way in an invasive architecture. In this paper the temperature distributions of cores in a multicore system are simulated for various scenarios. Different task allocation techniques and application characteristics as well as different physical conditions such as package types, material parameters and cooling all result in different system power scenarios. The impact of different scenarios which affect the system temperature scenario is investigated. The results are analysed and compared to determine the worst case scenario. With regard to simulation results and practicability the best temperature levelling measures are chosen.

PODTherm-GP: A Physics-Based Data-Driven Approach for Effective Architecture-Level Thermal Simulation of Multi-Core CPUs

“…For example, HotSpot [21] and 3D-ICE [13] are some of the popular thermal-circuit architecture level simulators. HotSpot has been applied by Glocker et al [22] to study the temperature distribution in a 16-core system and by Florea et al [23] to provide thermal analysis for enhancing the Sniper multicore simulator. HotSpot and 3D-ICE have been integrated into the performance-power-thermal simulation toolchains, such as HotSniper [24], HotGauge [25] and CoMeT [26].…”

A design of adaptive PID controller based on thermal characteristics of mobile application processors

“…In this paper, we characterize the target system based on power consumption and temperature variation. Considering the multi-core platform, there is a significant difference in power consumption and temperature variation according to the CPU operation pattern [23,24,25,26].…”

Emulation of an ASIC power and temperature monitor system for FPGA prototyping

“…Emulation of the power monitor is based on an energy model on instruction level [2], [7], stored in a Look-Up-Table (Power LUT) that contains the average energy consumption for all possible instructions of the LEON core. Emulation of the temperature monitor is based on a thermal RC model (details in [5], [9]) that considers a core's current temperature (Temp. LUT) and the influence on this temperature based on neighbour core activity (Neighbour effect).…”