2012 IEEE International SOI Conference (SOI) 2012
DOI: 10.1109/soi.2012.6404389
|View full text |Cite
|
Sign up to set email alerts
|

Monolithic 2.5kV RMS, 1.8V–3.3V dual-channel 640Mbps digital isolator in 0.5μm SOS

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
8
0

Year Published

2015
2015
2024
2024

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 11 publications
(8 citation statements)
references
References 5 publications
0
8
0
Order By: Relevance
“…Experimental measurements were carried out at 3.3-V voltage supply up to a data rate of 40 Mbit/s and confirmed the simulated performance. (5) 3.8/0.9 (6) Assembling/Package Standard Stacked chips with DAF (7) Standard Standard Standard…”
Section: Resultsmentioning
confidence: 99%
See 1 more Smart Citation
“…Experimental measurements were carried out at 3.3-V voltage supply up to a data rate of 40 Mbit/s and confirmed the simulated performance. (5) 3.8/0.9 (6) Assembling/Package Standard Stacked chips with DAF (7) Standard Standard Standard…”
Section: Resultsmentioning
confidence: 99%
“…An integrated galvanic barrier can be implemented by using silicon dioxide (SiO 2 ), which exhibits a breakdown voltage (BV) of about 1000 V/µm [3], sometimes in combination with silicon nitride (Si 3 N 4 ) and oxynitride (SiON) to further improve its isolation rating [4]. Oxide galvanic isolation has been successfully exploited in recent years for highly integrated isolated data [5][6][7] and power transfer interfaces [8][9][10][11][12] by means of on-chip capacitors or stacked transformers. However, oxide insulation can reliably provide a limited surge capability (typically 5-6 kV), since increasing the oxide thickness produces wafer mechanical stress and second order BV effects.…”
Section: Technologies For Chip-scale Galvanic Isolatorsmentioning
confidence: 99%
“…Signal is transmitted from low-side to high-side by coupling since there is no direct connection between those two sides. Inductively coupled isolation methods provide the isolation through on-chip micro-transformers [2,3,4,5,6,7,8], and capacitive-coupled isolation methods utilize on-chip SiO2 capacitor as isolation barrier [9,10,11,12]. More work and research were done in these methods.…”
Section: Introductionmentioning
confidence: 99%
“…Digital isolators fabricated in complementary metallic oxide semiconductor (CMOS) process technology are gaining favor from designers because of their significant advantages in terms of speed (100-150 Mbps), power dissipation, propagation delays, and more [3,4] . Digital isolators using magnetic coupling [5][6][7] , capacitive coupling [8,9] and giant magneto resistive (GMR) [10] methods have been reported in the academic literature and commercially. They are challenging the optocouplers.…”
Section: Introductionmentioning
confidence: 99%