Non-volatile Random Access Memory and NAND Flash Memory Integrated Solid-State Drives with Adaptive Codeword Error Correcting Code for 3.6 Times Acceptable Raw Bit Error Rate Enhancement and 97% Power Reduction

Fukuda, Mayumi; Higuchi, Kazuhide; Takeuchi, Ken

doi:10.7567/jjap.50.04de09

Jpn. J. Appl. Phys.

2011

DOI: 10.7567/jjap.50.04de09

|View full text |Cite

Non-volatile Random Access Memory and NAND Flash Memory Integrated Solid-State Drives with Adaptive Codeword Error Correcting Code for 3.6 Times Acceptable Raw Bit Error Rate Enhancement and 97% Power Reduction

Mayumi Fukuda¹,

Kazuhide Higuchi²,

Ken Takeuchi³

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2015

2017

Publication Types

Select...

Article3

Relationship

Self Cite0

Independent3

Authors

Journals

Cited by 3 publications

References 5 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

scite is a Brooklyn-based organization that helps researchers better discover and understand research articles through Smart Citations–citations that display the context of the citation and describe whether the article provides supporting or contrasting evidence. scite is used by students and researchers from around the world and is funded in part by the National Science Foundation and the National Institute on Drug Abuse of the National Institutes of Health.

Contact Info

customersupport@researchsolutions.com

10624 S. Eastern Ave., Ste. A-614

Henderson, NV 89052, USA

This site is protected by reCAPTCHA and the Google Privacy Policy and Terms of Service apply.

Blog Terms and Conditions API Terms Privacy Policy Contact Cookie Preferences Do Not Sell or Share My Personal Information

Made with 💙 for researchers

Part of the Research Solutions Family.

Non-volatile Random Access Memory and NAND Flash Memory Integrated Solid-State Drives with Adaptive Codeword Error Correcting Code for 3.6 Times Acceptable Raw Bit Error Rate Enhancement and 97% Power Reduction

Cited by 3 publications

References 5 publications

Design of a Fast and Low-Power Sense Amplifier and Writing Circuit for High-Speed MRAM

Design of a Fast and Low-Power Sense Amplifier and Writing Circuit for High-Speed MRAM

A Word Line Pulse Circuit Technique for Reliable Magnetoelectric Random Access Memory

Variation of SCM/NAND Flash Hybrid SSD Performance, Reliability and Cost by Using Different SSD Configurations and Error Correction Strengths

Contact Info

Product

Resources

About