On-chip Scan-Based Test Strategy for a Dependable Many-Core Processor Using a NoC as a Test Access Mechanism

Zhang, Xiao; Kerkhoff, Hans G.; Vermeulen, Bart

doi:10.1109/dsd.2010.16

Cited by 9 publications

(8 citation statements)

References 13 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Figure 3 shows the Dependability Manager (DM), positioned in the bottom left corner of each RFD. This tile provides hardware support to perform structural tests of the XENTIUM R cores, using the NoC as test access mechanism [21]. Using the principle of majority voting, triples of XENTIUM R cores are tested for faults.…”

Section: B Platform Discovery and Fault Detectionmentioning

confidence: 99%

Adaptive resource allocation for streaming applications

Braak

Toersche

Kokkeler

et al. 2011

2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation

View full text Add to dashboard Cite

Streaming applications often have latency and throughput requirements due to timing critical signal processing, or the time critical interaction with their environment. Mapping such applications to a multi-core architecture is commonly done at design-time to be able to analyze the complex design-space. However, such design-flows cannot deal with a dynamic platform or a dynamic set of applications. Hardware faults and resources claimed by other applications may render the assumed available resources inaccessible. To avoid the assumptions posed on the state of the platform by a fixed resource allocation, applications should be designed with location transparency in mind. Applications must be analyzed at design-time to determine the required resource budget, independent of which specific resources will be allocated. Sufficient performance can be guaranteed when such applications are mapped onto an architecture in which each resource is arbitrated using a budget scheduler.Within the Cutting edge Reconfigurable ICs for Stream Processing (CRISP) project, a many-core platform is developed that adheres to these requirements. Using the configuration features of the platform, the system is able to control at run-time what resources are being used by the applications. This paper shows that run-time resource allocation can effectively adapt to the available set of resources, providing partial distribution transparency to the user. As an example, a GNSS receiver is mapped to the platform containing faulty hardware components. A few resources remain critical, but in most cases the faulty components can be circumvented, such that adequate resources can be allocated to the application at run-time.

show abstract

Section: B Platform Discovery and Fault Detectionmentioning

confidence: 99%

Adaptive resource allocation for streaming applications

Braak

Toersche

Kokkeler

et al. 2011

2011 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation

View full text Add to dashboard Cite

show abstract

“…Previous studies have suggested that the NoC can be reused as a Test Access Mechanism (TAM) to avoid dedicated test buses [20]. Recent research has shown simulation results of performing a scanbased structural test using the NoC as a TAM at application run-time in an MPSoC [21].…”

Section: Mpsoc Architecture and System Maintainabilitymentioning

confidence: 99%

“…Each Xentium tile processor has 32 parallel scan-chains for conventional manufacturing tests and dependability structural tests. An IEEE 1500 compliant dependability wrapper has been developed to switch the Xentium tiles to normal, manufacturing test and dependability test modes [21]. Other important dependability infrastructures include BIST for the SRAM block and a software-based self-test for the interconnection nodes such as the NoC and MCPs.…”

Section: B Design For a Dependable Rfdmentioning

confidence: 99%

A Dependability Solution for Homogeneous MPSoCs

Zhang

Kerkhoff

2011

2011 IEEE 17th Pacific Rim International Symposium on Dependable Computing

Self Cite

View full text Add to dashboard Cite

Nowadays highly dependable electronic devices are demanded by many safety-critical applications. Dependability attributes such as reliability and availability/maintainability of a many-processor system-on-chip (MPSoC) should already be examined at the design phase. Design for dependability approaches such as using available fault-free processor-cores and introducing a dependability manager infrastructural IP for selftest and evaluation can greatly enhance the dependability of an MPSoC. This is further supported by subsequent software-based repair. Design choices such as test fault coverage, test and repair time are examined to optimize the dependability attributes. Utilizing existing infrastructures like a network-on-chip (NoC) and tile-wrappers are needed to ensure a test can be performed at application run-time. An example design following the proposed design for dependability approach is shown. The MPSoC has been processed and measurement results have validated the proposed dependability approach.

show abstract

“…The multiple wrapped, processing tiles in the MPSoC are interconnected by a packaged-switched NoC. This NoC is also reused as a Test Access Mechanism (TAM) [16] to transport test stimuli and test responses when the processing tiles are being tested at application run-time. Since the total bandwidth of the NoC is shared between the application data and the dependability test data, dynamically pausing and resuming of the scan-based test is used to ensure sufficient NoC bandwidth is available for the running applications.…”

Section: B Dependability Of Ipsmentioning

confidence: 99%

On-line dependability enhancement of multiprocessor SoCs by resource management

Braak

Burgess

Hurskainen

et al. 2010

2010 International Symposium on System on Chip

View full text Add to dashboard Cite

This paper describes a new approach towards dependable design of homogeneous multi-processor SoCs in an example satellite-navigation application. First, the NoC dependability is functionally verified via embedded software. Then the Xentium processor tiles are periodically verified via on-line self-testing techniques, by using a new IIP Dependability Manager. Based on the Dependability Manager results, faulty tiles are electronically excluded and replaced by fault-free spare tiles via on-line resource management. This integrated approach enables fast electronic fault detection/diagnosis and repair, and hence a high system availability. The dependability application runs in parallel with the actual application, resulting in a very dependable system. All parts have been verified by simulation.I.

show abstract

On-chip Scan-Based Test Strategy for a Dependable Many-Core Processor Using a NoC as a Test Access Mechanism

Cited by 9 publications

References 13 publications

Adaptive resource allocation for streaming applications

Adaptive resource allocation for streaming applications

A Dependability Solution for Homogeneous MPSoCs

On-line dependability enhancement of multiprocessor SoCs by resource management

Contact Info

Product

Resources

About