2010 IEEE International Test Conference 2010
DOI: 10.1109/test.2010.5699257
|View full text |Cite
|
Sign up to set email alerts
|

Path coverage based functional test generation for processor marginality validation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2013
2013
2021
2021

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 8 publications
(1 citation statement)
references
References 21 publications
0
1
0
Order By: Relevance
“…Delay faults in deep submicron are one of the primary reasons of system failure and need to be detected [43]. At-speed functional testing is one of the well-known methods to detect delay faults [44] and we are going to use this technique in our NoC testing approach.…”
Section: Delay Fault Modelmentioning
confidence: 99%
“…Delay faults in deep submicron are one of the primary reasons of system failure and need to be detected [43]. At-speed functional testing is one of the well-known methods to detect delay faults [44] and we are going to use this technique in our NoC testing approach.…”
Section: Delay Fault Modelmentioning
confidence: 99%