2008 Real-Time Systems Symposium 2008
DOI: 10.1109/rtss.2008.9
|View full text |Cite
|
Sign up to set email alerts
|

Predictable Out-of-Order Execution Using Virtual Traces

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2009
2009
2011
2011

Publication Types

Select...
3
1

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 23 publications
0
2
0
Order By: Relevance
“…In this field, much research has been focused on the CPU [10,19,37], where worstcase behavior can be difficult to determine. Specific problems found in conventional designs include timing anomalies [18] and effects that can occur in branch predictors.…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…In this field, much research has been focused on the CPU [10,19,37], where worstcase behavior can be difficult to determine. Specific problems found in conventional designs include timing anomalies [18] and effects that can occur in branch predictors.…”
Section: Related Workmentioning
confidence: 99%
“…CPU analysis often assumes a time-predictable memory subsystem (e.g. perfect data caches [19]), while explicitly time-predictable CPU designs assume that scratchpads will be used [16,24,37]. All of this work could benefit from the SMMU.…”
Section: Related Workmentioning
confidence: 99%