2014 IEEE International Electron Devices Meeting 2014
DOI: 10.1109/iedm.2014.7046994
|View full text |Cite
|
Sign up to set email alerts
|

Process integration of a 27nm, 16Gb Cu ReRAM

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

1
41
0

Year Published

2015
2015
2021
2021

Publication Types

Select...
3
3

Relationship

0
6

Authors

Journals

citations
Cited by 51 publications
(42 citation statements)
references
References 4 publications
1
41
0
Order By: Relevance
“…volatile switching. [22][23][24] But, it has been also demonstrated that stable resistance states can be obtained at about 100 kΩ, 4,16 which is higher than the single atomic contact resistance of 12.9 kΩ. By applying a negative voltage the filament is dissolved.…”
Section: Introductionmentioning
confidence: 95%
See 2 more Smart Citations
“…volatile switching. [22][23][24] But, it has been also demonstrated that stable resistance states can be obtained at about 100 kΩ, 4,16 which is higher than the single atomic contact resistance of 12.9 kΩ. By applying a negative voltage the filament is dissolved.…”
Section: Introductionmentioning
confidence: 95%
“…In this case a transistor in series to the ECM cell (1T1R configuration) can be used to effectively control the maximum current. 4,16 It has been reported in literature that the filament is unstable when no galvanic contact is established and the LRS can already be lost while sweeping the voltage to 0 V due to non-equilibrium states, i.e. volatile switching.…”
Section: Introductionmentioning
confidence: 98%
See 1 more Smart Citation
“…Here two cells share the bottom electrode to increase density. By exploiting a combination of all the aforementioned solutions Zahurak et al [53] introduces a 16 Gb Cu-based CBRAM array integrated in 27 nm technology. The latter shows 900 MB/s read speed and 180 MB/s for write.…”
Section: Device Optimizationmentioning
confidence: 99%
“…Finally a more complex solution is provided by the redesign of original DRAM architectures. For example using a standard DRAM array technology a 6F 2 CBRAM array has been proposed where a modified buried recessed access device (BRAD) is used for accessing the devices [53]. Here two cells share the bottom electrode to increase density.…”
Section: Device Optimizationmentioning
confidence: 99%