2012
DOI: 10.1007/s11265-012-0683-5
|View full text |Cite
|
Sign up to set email alerts
|

Real-Time Speaker Verification System Implemented on Reconfigurable Hardware

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
11
0

Year Published

2015
2015
2023
2023

Publication Types

Select...
7

Relationship

1
6

Authors

Journals

citations
Cited by 28 publications
(11 citation statements)
references
References 16 publications
0
11
0
Order By: Relevance
“…The architecture of the proposed speaker verification system is well-documented, so it will be briefly reviewed here [18]. Specifically, the block feature extraction is based on the MFCC coefficients, whereas the SVM algorithm is the basis for designing the block creation model and classification.…”
Section: Online Speaker Verification Algorithmmentioning
confidence: 99%
See 3 more Smart Citations
“…The architecture of the proposed speaker verification system is well-documented, so it will be briefly reviewed here [18]. Specifically, the block feature extraction is based on the MFCC coefficients, whereas the SVM algorithm is the basis for designing the block creation model and classification.…”
Section: Online Speaker Verification Algorithmmentioning
confidence: 99%
“…In [18], the authors presented a custom-hardware implementation of a speaker verification system. Extrapolating their results for a frequency of 40 MHz, a frame would be processed in 5.8 ms. Other similar proposals are presented in [30] and [31] leading to different results.…”
Section: B Speed Processingmentioning
confidence: 99%
See 2 more Smart Citations
“…Hardware implementation remains a great challenge that requires tradeoff between accuracy, resource, and computation speed [18,19]. Most of the hardware-based architectures are proposed for speech and speaker recognition using digital signal processor (DSP) [20] or field programmable gate array (FPGA) [21][22][23][24][25][26]. FPGAs are generally preferred to the other hardware approaches because they combine the high-performance of the application-specific integrated circuits (ASICs) and the flexibility of the DSPs.…”
Section: Introductionmentioning
confidence: 99%