2005
DOI: 10.1117/12.596508
|View full text |Cite
|
Sign up to set email alerts
|

Standing wave reduction of positive and negative I-line resists

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

1
1
0

Year Published

2006
2006
2015
2015

Publication Types

Select...
2
2

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 0 publications
1
1
0
Order By: Relevance
“…This interference pattern distributes power within the photoresist into vertically stacked planes of alternating high and low energy . From the previous work we can see that the presence of standing waves needs to meet the following conditions: monochromatic light source, the reflective substrate (polished silicon wafer or metal-coated wafer), no postexposure baking, and a film thickness of less than 500 nm. , Our experiments were carried out very well under all of the above conditions, and the nanotunnel structure was obtained after suitable development, which is in perfect accordance with the mathematical model of the standing waves . When laser light irradiates the thin resist film, the transmitted light will be reflected by the silicon wafer.…”
Section: Resultssupporting
confidence: 67%
“…This interference pattern distributes power within the photoresist into vertically stacked planes of alternating high and low energy . From the previous work we can see that the presence of standing waves needs to meet the following conditions: monochromatic light source, the reflective substrate (polished silicon wafer or metal-coated wafer), no postexposure baking, and a film thickness of less than 500 nm. , Our experiments were carried out very well under all of the above conditions, and the nanotunnel structure was obtained after suitable development, which is in perfect accordance with the mathematical model of the standing waves . When laser light irradiates the thin resist film, the transmitted light will be reflected by the silicon wafer.…”
Section: Resultssupporting
confidence: 67%
“…Variations of critical track parameters can also result in CD mean instabilities [2]. Baking parameters are mainly set up to optimize resist profiles [3,4], but temperature deviations may also be of importance. Besides the influence of the lithography process, the local stack configuration, plus the wafer bow and local topography for example have a major effect on CD mean and CD repartition.…”
Section: Introductionmentioning
confidence: 99%