2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC) 2013
DOI: 10.1109/vlsi-soc.2013.6673280
|View full text |Cite
|
Sign up to set email alerts
|

Static energy minimization of 3D stacked L2 cache with selective cache compression

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
4
0

Year Published

2015
2015
2018
2018

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(4 citation statements)
references
References 16 publications
0
4
0
Order By: Relevance
“…Further, compression reduces the footprint and memory requirement of an application and hence, it may allow transitioning the unused portions of memory into low power states for saving energy [8][9][10][11]. The reduced energy consumption and temperature may alleviate the need of thermal throttling, which provides headroom for achieving higher performance within same power and temperature constraints [12].…”
Section: Benefits Of Compressionmentioning
confidence: 99%
See 3 more Smart Citations
“…Further, compression reduces the footprint and memory requirement of an application and hence, it may allow transitioning the unused portions of memory into low power states for saving energy [8][9][10][11]. The reduced energy consumption and temperature may alleviate the need of thermal throttling, which provides headroom for achieving higher performance within same power and temperature constraints [12].…”
Section: Benefits Of Compressionmentioning
confidence: 99%
“…From above discussion, it is clear that the compression approach, although promising, is not a panacea and hence, many techniques use compression in a selective (or adaptive) manner [8,18,20,21,27,28,[34][35][36][37][38]. Table 1 presents a classification of different techniques.…”
Section: Factors and Tradeoffs In Compressionmentioning
confidence: 99%
See 2 more Smart Citations