2008
DOI: 10.1109/tdmr.2008.2006986
|View full text |Cite
|
Sign up to set email alerts
|

The Analysis of System-Level Timing Failures Due to Interconnect Reliability Degradation

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
3
0

Year Published

2009
2009
2016
2016

Publication Types

Select...
2
2
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(3 citation statements)
references
References 30 publications
0
3
0
Order By: Relevance
“…To determine the time to breakdown, the leakage current under a fixed electrostatic potential stress is measured as a function of time. 19 Similarly, the total charge-to-breakdown calculated from the leakage current measurements will be used to examine the role of electron fluence in TDDB failure.…”
mentioning
confidence: 99%
See 1 more Smart Citation
“…To determine the time to breakdown, the leakage current under a fixed electrostatic potential stress is measured as a function of time. 19 Similarly, the total charge-to-breakdown calculated from the leakage current measurements will be used to examine the role of electron fluence in TDDB failure.…”
mentioning
confidence: 99%
“…24 By fitting the measurement results at elevated stress levels to a physical model, it is possible to estimate the reliability of the dielectric under typical (low-field) operating conditions. 19 Several competing field breakdown-acceleration models have been proposed to describe the TDDB behavior of low-k dielectrics, with the most prominent showing the log of the time to breakdown (t BD ) proportional either to E (thermochemical a)…”
mentioning
confidence: 99%
“…From the EM studies it is noted that the interconnect reliability in ICs is most important issues as technology node advances in order to ensure its reliability. Recent work [32] showed that chip failures because of power grid issues, where EM already being discovered by chip designers. Analysis of power grid is becoming a required addition to many design flows.…”
Section: Improvement Of Interconnect Reliabilitymentioning
confidence: 99%