2014
DOI: 10.1109/tcsi.2014.2312491
|View full text |Cite
|
Sign up to set email alerts
|

Tunable CMOS Delay Gate With Improved Matching Properties

Abstract: This paper presents the analysis and design of a tunable CMOS delay gate with improved matching properties as compared with the commonly used "current starved inverter" (CSI). The main difference between these structures lies in the location of the current limiting transistor on the inverter's output rather than on the side of the power rail. This improves the dynamic performance of the proposed "output split inverter" (OSI) circuit reducing the influence of the MOS transistor mismatch on the generated delay t… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
6
0

Year Published

2015
2015
2023
2023

Publication Types

Select...
5
2
1

Relationship

1
7

Authors

Journals

citations
Cited by 22 publications
(6 citation statements)
references
References 22 publications
0
6
0
Order By: Relevance
“…This mechanism determines both the pulse width at the output and, in large part, the dead time. To guarantee the stability of the monostable and to get sharp edges at the output, an inverting Schmitt trigger was added, while, to improve the linearity of the CSI controls, a current mirror was included [35]. The slew rate of the output was maximized, unlike in [34], using a custom buffering chain to the bonding pad.…”
Section: Spad Designmentioning
confidence: 99%
“…This mechanism determines both the pulse width at the output and, in large part, the dead time. To guarantee the stability of the monostable and to get sharp edges at the output, an inverting Schmitt trigger was added, while, to improve the linearity of the CSI controls, a current mirror was included [35]. The slew rate of the output was maximized, unlike in [34], using a custom buffering chain to the bonding pad.…”
Section: Spad Designmentioning
confidence: 99%
“…The delay stage consists of a current adjustable current mirror and a seven-stage current starved inverter (CSI). The CSI stage consists of a current source and an inverter, and the maximum dynamic current of the inverter is determined by the current source [42]. The current source of each CSI stage of the delay stage is determined by the current mirror, and this current is controlled by the control voltage (VC) of the reference current source.…”
Section: Uwb Pulse Generatormentioning
confidence: 99%
“…1 b because when V in is high, C p and C L are pre‐charged to different voltages ( V dd and ground, respectively), hence shorting them through M 3 causes transient nonlinearity. Incorporating the output split inverter technique [6] in Fig. 1 c solves this problem.…”
Section: Proposed Ccdu Topologymentioning
confidence: 99%