Xetal-II: A 107 GOPS, 600 mW Massively Parallel Processor for Video Scene Analysis

Abbo, A.A.; Kleihorst, Richard; Choudhary, Vishal; Sevat, L.; Wielage, Paul; Mouy, S.; Vermeulen, Bart; Heijligers, M.J.M.

doi:10.1109/jssc.2007.909328

Cited by 80 publications

(27 citation statements)

References 7 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…During the rst r y iterations, the histograms for each column of the regions are computed. This step can be carried out eciently by employing embedded histogramming functions available in processors such as the Xetal II [1]. After the column histograms are computed, we need r x steps to compute the total histograms of each image region.…”

Section: For Each Region R Imentioning

confidence: 99%

A parallel color-based particle filter for object tracking

Medeiros

Park

Kak

2008

2008 IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops

View full text Add to dashboard Cite

Porting well known computer vision algorithms to low power, high performance computing devices such as SIMD linear processor arrays can be a challenging task. One especially useful such algorithm is the color-based particle lter, which has been applied successfully by many research groups to the problem of tracking nonrigid objects. In this paper, we propose an implementation of the color-based particle lter suitable for SIMD processors. The main focus of our work is on the parallel computation of the particle weights. This step is the major bottleneck of standard implementations of the color-based particle lter since it requires the knowledge of the histograms of the regions surrounding each hypothesized target position. We expect this approach to perform faster in an SIMD processor than an implementation in a standard desktop computer even running at much lower clock speeds.

show abstract

Section: For Each Region R Imentioning

confidence: 99%

A parallel color-based particle filter for object tracking

Medeiros

Park

Kak

2008

2008 IEEE Computer Society Conference on Computer Vision and Pattern Recognition Workshops

View full text Add to dashboard Cite

show abstract

“…In the proposed architecture, a circular neighborhood network is used, which is very similar to the neighborhood network presented in the Xetal processor [1]. The main difference is that the neighborhood network in the Xetal processor has constrained access to data of its direct neighbors, e.g., a PE can access data in the data memory of its direct neighbor, but all PEs have to access with the same address/index to its neighbor's memory.…”

Section: Circular Neighborhood Communication Networkmentioning

confidence: 99%

“…Wide SIMD architectures are widely used in embedded processors. The Xetal from NXP [1] is an SIMD processor with 320 PEs that is designed for smart camera data processing. The PEs in Xetal are connected by a neighborhood network.…”

Section: Related Workmentioning

confidence: 99%

See 1 more Smart Citation

A Low-Energy Wide SIMD Architecture with Explicit Datapath

Waeijen

She

Corporaal

et al. 2014

J Sign Process Syst

View full text Add to dashboard Cite

Energy efficiency has become one of the most important topics in computing. To meet the ever increasing demands of the mobile market, the next generation of processors will have to deliver a high compute performance at an extremely limited energy budget. Wide single instruction, multiple data (SIMD) architectures provide a promising solution, as they have the potential to achieve high compute performance at a low energy cost. We propose a configurable wide SIMD architecture that utilizes explicit datapath techniques to further optimize energy efficiency without sacrificing computational performance. To demonstrate the efficiency of the proposed architecture, multiple instantiations of the proposed wide SIMD architecture and its automatic bypassing counterpart, as well as a baseline RISC processor, are implemented. Extensive experimental results show that the proposed architecture is efficient and scalable in terms of area, performance, and energy. In a 128-PE SIMD processor, the proposed architecture is able to achieve an average of 206 times speed-up and reduces the total energy dissipation by 48.3% on average and up to 94%, compared to a reduced instruction set computing (RISC) processor. Compared to the corresponding SIMD architecture with automatic bypassing, an average of 64% of all register file accesses is avoided by the 128-PE, explicitly bypassed SIMD. For total energy dissipation, an average of 27.5%, and maximum of 43.0%, reduction is achieved.

show abstract

“…The Xetal from NXP [3] is an SIMD processor with Figure 19 Energy consumption (normalized to RISC) 320 PEs that is designed for smart camera data processing. The PEs in Xetal are connected by neighborhood network.…”

Section: Related Workmentioning

confidence: 99%

A Co-Design Framework with OpenCL Support for Low-Energy Wide SIMD Processor

She

Waeijen

et al. 2014

J Sign Process Syst

View full text Add to dashboard Cite

Energy efficiency is one of the most important metrics in embedded processor design. The use of wide SIMD architecture is a promising approach to build energyefficient high performance embedded processors. In this paper, we propose a design framework for a configurable wide SIMD architecture that utilizes an explicit datapath to achieve high energy efficiency. The framework is able to generate processor instances based on architecture specification files. It includes a compiler to efficiently program the proposed architecture with standard programming languages including OpenCL. This compiler can analyze the static memory access patterns in OpenCL kernels, generate efficient mappings, and schedule the code to fully utilize the explicit datapath. Extensive experimental results show that the proposed architecture is efficient and scalable in terms of area, performance, and energy. In a 128-PE SIMD processor, the proposed architecture is able to achieve up to 200 times speed-up and reduce the total energy consumption by 50 % compared to a basic RISC processor.

show abstract

Xetal-II: A 107 GOPS, 600 mW Massively Parallel Processor for Video Scene Analysis

Cited by 80 publications

References 7 publications

A parallel color-based particle filter for object tracking

A parallel color-based particle filter for object tracking

A Low-Energy Wide SIMD Architecture with Explicit Datapath

A Co-Design Framework with OpenCL Support for Low-Energy Wide SIMD Processor

Contact Info

Product

Resources

About