No abstract

No abstract

No abstract

This paper discusses the impact of SFDR specification on the design of AID converter (ADC) in CMOS technology and describes the implementation of a prototype optimized for wide band SFDR performance for use in modem wireless base stations. The 6b-7b two-stage pipelined ADC using bootstrapping to linearize the sampling switch of on-chip track-hold achieves over 80 dB SFDR for signal frequencies up to 75 MHz at 50 MS/s without the need for trimming, calibration and dithering. INL is 1.3LSB, DNL is 0.8LSB. The 6b and 7b sub-ADC's are made efficient with averaging and folding. In 0.61J.m CMOS, the 16mm 2 ADC dissipates 850mW from 3.3V supply.

No abstract