No abstract

No abstract

No abstract

1  Abstract-Deep submicron devices are expected to be increasingly sensitive to physical faults. For this reason, faulttolerance mechanisms are more and more required in VLSI circuits. So, validating their dependability is a prior concern in the design process. Fault injection techniques based on the use of hardware description languages offer important advantages with regard to other techniques. Firstly, as this type of techniques can be applied during the design phase of the system, they permit reducing the time-to-market. Secondly, they present high controllability and reachability. Among the different techniques, those based on the use of saboteurs and mutants are especially attractive due to their high fault modeling capability. However, implementing automatically these techniques in a fault injection tool is difficult. Especially complex are the insertion of saboteurs and the generation of mutants. In this paper we present new proposals to implement saboteurs and mutants for models in VHDL which are easy-to-automate, and whose philosophy can be generalized to other hardware description languages.Index Terms-Logic design, very large scale integration, physical faults, fault tolerance, dependability validation, hardware description languages, VHDL-based fault injection, saboteurs, mutants.

Abstract-Static