Background: Dysfunction of long noncoding RNA (lncRNA) is associated with tumorigenesis of various malignancies, including glioma. LncRNA RGMB-AS1 (RGMB antisense RNA 1) has been reported to participate in initiation and progression of several cancers, such as lung cancer, hepatocellular carcinoma and laryngeal squamous cell carcinoma. Nevertheless, whether RGMB-AS1 regulates glioma development is not investigated. In this study, we aimed to determine its roles in glioma. Methods: qRT-PCR and Western blotting were used to measure gene expression. CCK8 and colony formation assays were utilized to analyze proliferation. Transwell assay was used to determine cell migration and invasion. Luciferase reporter assay was used to validate the interactions among RGMB-AS1, miR-1200 and HOXB2. Results: RGMB-AS1 was upregulated in glioma tissues and associated with glioma grade and patients' prognosis. Moreover, RGMB-AS1 silencing significantly inhibited the proliferation, migration and invasion of glioma cells. RGMB-AS1 downregulation led to more tumor cells arrested in the quiescent state. Mechanistically, we found that RGMB-AS1 was a molecular sponge for miR-1200. MiR-1200 level was inhibited by RGMB-AS1. And RGMB-AS1 promoted HOXB2 expression via sponging miR-1200. Restoration of HOXB2 effectively rescued the abilities of proliferation, migration and invasion in RGMB-AS1depleted glioma cells. Conclusion: Collectively, our work clarified that RGMB-AS1/miR-1200/HOXB2 signaling exerts an essential role in regulating glioma progression.

No abstract

A: CMOS Pixel Sensors (CPS) are attractive for CEPC vertex detector construction due to its high granularity, high speed, low material budgets, low power and potential high radiation tolerance. The characteristics of the sensing diode and the readout architecture were studied using several chips with small-scaled pixel array for CEPC vertex detector. This paper will study the design of a high data-rate readout logic design of a 512 × 1024 pixel array. For the innermost layer of CEPC vertex detector, the hit pixel frequency is near 120 MHz, which is several times higher than the design requirements of ALPIDE for ALICE vertex detector. Based on the hit-driven readout scheme in the pixel array of ALPIDE and FEI3, we propose a new peripheral readout logic design. All the double columns of pixels are read out in parallel and a fast readout architecrue of 512 double columns is realized. Meanwhile, a real-time data compression and a trigger-mode operation are supported to reduce the data output. The simulation results indicate the pixel hit frequency in 1Corrrsponding author.

No abstract

No abstract