A Design of 44.1 fJ/Conv-Step 12-Bit 80 ms/s Time Interleaved Hybrid Type SAR ADC With Redundancy Capacitor and On-Chip Time-Skew Calibration

Abstract

A 12-bit 80 MS/s hybrid type analog-to-digital converter (ADC) for high sampling speed and low power applications is presented in this paper. It has a subranging architecture with a front end of 6-bit Flash ADC with five channels of 6-bit time interleaved synchronous Successive Approximation Register (SAR) ADC. The proposed architecture with a shared 6-bit Flash ADC and time interleaved SAR ADC provides a power and area efficient high speed ADC. The proposed Time-skew calibration is implemented to minimize the discrepancy between the output of Flash ADC and SAR ADC's channels. To rectify the decision error of the Flash ADC and extract the time-skew information, 1-bit redundancy is included in the CDAC of the SAR conversion. The decision error between the Flash ADC and the SAR ADC is covered with designed redundancy and the mismatch between the ADCs is covered with the time-skew calibration. To reduce the offset mismatch between Flash and SAR ADC and within SAR ADCs, all comparators are calibrated to minimize their absolute offset by utilizing background offset calibration. The modified dynamic strong ARM comparator is used for flash ADC and dynamic latched comparator is used for SAR ADCs. For fine offset calibration and low power consumption, the comparator's offset calibration circuit is implemented. To reduce the kickback noise and enhance the overall energy efficiency for fast operation of SAR ADCs, rail-to-rail dynamic latch comparator with modified adaptive power control (APC) is implemented. The proposed ADC structure has been implemented in 130 nm CMOS process. The ADC has an effective number of bit (ENOB) of 10.97 bits while consuming 7.08 mW current consumption from the 1.2 V supply voltage.INDEX TERMS Adaptive Power Control (APC), Comparator offset calibration, Hybrid type time interleaved SAR ADC, Low power consumption, redundant capacitor, Time-skew calibration, and Timeskew error.

High-Speed 16-Bit SAR-ADC Design at 500 MS/s with Variable Body Biasing for Sub-Threshold Leakage Reduction

“…We will go into detail about the architecture and circuit design of the 16-bit, 500 MS/s SAR-ADC that uses 45 nm technologies [15]. For better performance, the design includes a shared charge double tail dynamic latch (CDTDL) comparator, a Widlar current mirror circuit, and a VTCMOS circuit [16].…”

A 9-Bit 500-ms/s 4-Stage Pipelined SAR ADC With Wide Input Common-Mode Range Using Replica-Biased Dynamic Residue Amplifiers

“…With the advent of a pipelined SAR ADC architecture [6], using a dynamic amplifier (DA) as a residue amplifier has been attracting considerable attentions [7][8][9][10][11][12][13][14][15][16][17][18][19][20]. Since the DA does not draw static current, this approach can lead to a fully dynamic and hence very power-efficient implementation given that the successiveapproximation register (SAR) ADC [21][22][23] in the stage typically does not consume static power.…”

A 12-Bit, 100 MS/s SAR ADC Based on a Bridge Capacitor Array with Redundancy and Non-Linearity Calibration in 28 nm CMOS

“…Moreover, larger driving switches introduce more parasitic capacitance, which reduces the speed of the ADC. The redundancy can alleviate the settling error of a DAC [16][17][18][19][20][21][22][23][24][25][26][27][28]. The nonbinary redundancy [29] needs a complex digital control circuit and an extra an ROM.…”