2021
DOI: 10.1007/s10854-021-07105-9
|View full text |Cite
|
Sign up to set email alerts
|

A review of interconnect materials used in emerging memory device packaging: first- and second-level interconnect materials

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2022
2022
2023
2023

Publication Types

Select...
5
2

Relationship

0
7

Authors

Journals

citations
Cited by 18 publications
(2 citation statements)
references
References 71 publications
0
2
0
Order By: Relevance
“…TSV usually transmits periodic power and ground signals. It has been widely used in 3D integrated circuits and 3D packaging [ 98 ], which has great application prospects in the development of SoC (System on Chip) and heterogeneous integration.…”
Section: Through-silicon-via (Tsv)mentioning
confidence: 99%
“…TSV usually transmits periodic power and ground signals. It has been widely used in 3D integrated circuits and 3D packaging [ 98 ], which has great application prospects in the development of SoC (System on Chip) and heterogeneous integration.…”
Section: Through-silicon-via (Tsv)mentioning
confidence: 99%
“…Despite the advantage of AI, it requires a significant amount of computational resources. A possible solution to these problems is three-dimensional integration that allows for improved use of devices, interconnects, and subsystems, such as memory and analogprocessing circuits, although it is increasingly difficult to control interconnect resistance [1]- [3]. A candidate for further technological innovation is to make interconnects intelligent, offering reduced energy loss and high-speed processing.…”
Section: Introductionmentioning
confidence: 99%