2020
DOI: 10.1109/jestpe.2019.2914180
|View full text |Cite
|
Sign up to set email alerts
|

Assist Gate Driver Circuit on Crosstalk Suppression for SiC MOSFET Bridge Configuration

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
12
0

Year Published

2021
2021
2023
2023

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 37 publications
(12 citation statements)
references
References 19 publications
0
12
0
Order By: Relevance
“…But the gate driver in [17][18][19] cannot suppress the crosstalk phenomenon generating negative gate voltage. To solve this problem, literature [20][21][22] provide a low impedance gate driving circuit. In [23][24], a series circuit of auxiliary switch and capacitor is used to reduce crosstalk in bridge arm.…”
Section: Introductionmentioning
confidence: 99%
“…But the gate driver in [17][18][19] cannot suppress the crosstalk phenomenon generating negative gate voltage. To solve this problem, literature [20][21][22] provide a low impedance gate driving circuit. In [23][24], a series circuit of auxiliary switch and capacitor is used to reduce crosstalk in bridge arm.…”
Section: Introductionmentioning
confidence: 99%
“…In [6], a larger capacitor is connected in parallel to the gate-source of MOSFET to shunt the crosstalk current, but the control accuracy is more difficult to be guaranteed. In [7], during the switching transient period, simple electronic components, such as transistors and diodes, are used to shunt the Miller current, thereby the positive and negative crosstalk voltage are suppressed. RCD (resistorcapacitor-diode) level shifter are used to generate negative gate driver voltage [8], which reduces the amplitude of the positive crosstalk voltage below the threshold voltage and avoids the device from being false triggered.…”
Section: Introductionmentioning
confidence: 99%
“…However, in a power converter using the phase‐leg configuration, high‐speed switching behavior corresponding to high dv/dt strengthens the negative impact of parasitic components for SiC MOSFET, which may meddle the operating behavior of its complementary devices 12–14 . The positive gate voltage spikes are induced during a complementary switch turn‐on transient, bringing about extra switching losses and shoot‐through failure.…”
Section: Introductionmentioning
confidence: 99%
“…Moreover, according to the aforementioned literature, the crosstalk voltage is caused by high dv/dt switching, reducing the high dv/dt speed is the straight forward way to manipulate. Hence, a crosstalk mitigation strategy called Miller clamp circuit was proposed to increase the Miller plateau duration by deactivating the additional transistors between the gate–source terminals 12 . Consequently, dv/dt was decreased and crosstalk was mitigated.…”
Section: Introductionmentioning
confidence: 99%