IEEE/ACM International Conference on Computer Aided Design, 2002. ICCAD 2002.
DOI: 10.1109/iccad.2002.1167545
|View full text |Cite
|
Sign up to set email alerts
|

Concurrent flip-flop and repeater insertion for high performance integrated circuits

Abstract: For many years, CMOS process scaling has allowed a steady increase in the operating frequency and integration density of integrated circuits. Only recently, however, have we reached a point where it takes several clock cycles for global signals to traverse a complex digital system such as a modern microprocessor. Thus, interconnect latency must be taken into account in current and future design tools at the architectural as well as synthesis level. To this purpose, this work proposes a new latencyaware techniq… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
17
0

Publication Types

Select...
9

Relationship

0
9

Authors

Journals

citations
Cited by 20 publications
(17 citation statements)
references
References 10 publications
0
17
0
Order By: Relevance
“…Inserting pipeline registers to long wires would improve performance [3,7,13,14]. Earlier work [5] proposed to use a pipeline primitive to cut long wires in shorter segments.…”
Section: Pipeline Insertionmentioning
confidence: 99%
“…Inserting pipeline registers to long wires would improve performance [3,7,13,14]. Earlier work [5] proposed to use a pipeline primitive to cut long wires in shorter segments.…”
Section: Pipeline Insertionmentioning
confidence: 99%
“…Even with the repeater insertion the delay in the wires can exceed one clock period and multiple clock periods will be needed to transfer the data. There has been some work done to optimally insert latches in the wire to improve the throughput [8,10].…”
Section: Figure 1: An Abstraction Of a Communication Link In An Nocmentioning
confidence: 99%
“…The primary methodological impact is in the dynamic management of the physical design hierarchy that must now manage netlists that change on the fly due to repeaters, as well as handle repeaters from other levels of the hierarchy. Another major problem arises because of the increasing instances of pipelined interconnects [9]. A small error in the early prediction of the sequential latency of an interconnect can lock the logic at its sink into a sub-optimal or infeasible pipeline stage, whereas retiming some logic at a late phase can invalidate early architectural performance simulations, dynamic validation suites, formal verification proofs and RTL accuracy (due to back-annotation issues) under many current methodologies.…”
Section: Impact On Post-rtl Cadmentioning
confidence: 99%