Device scaling limits of Si MOSFETs and their application dependencies

Abstract

This paper presents the current state of understanding of the factors that limit the continued scaling of Si complementary metaloxide-semiconductor (CMOS) technology and provides an analysis of the ways in which application-related considerations enter into the determination of these limits. The physical origins of these limits are primarily in the tunneling currents, which leak through the various barriers in a MOS field-effect transistor (MOSFET) when it becomes very small, and in the thermally generated subthreshold currents. The dependence of these leakages on MOSFET geometry and structure is discussed along with design criteria for minimizing short-channel effects and other issues related to scaling. Scaling limits due to these leakage currents arise from application constraints related to power consumption and circuit functionality. We describe how these constraints work out for some of the most important application classes: dynamic random access memory (DRAM), static random access memory (SRAM), low-power portable devices, and moderate and high-performance CMOS logic. As a summary, we provide a table of our estimates of the scaling limits for various applications and device types. The end result is that there is no single end point for scaling, but that instead there are many end points, each optimally adapted to its particular applications.

Nanoelectronics from the bottom up

“…For example, device size fluctuations may result in a large spread in device characteristics at the nanoscale, affecting key parameters such as the threshold voltage and on/off currents. The increasing costs associated with lithography equipment and operating facilities needed for traditional manufacturing might also create an economic barrier to continued increases in the capabilities of conventional processor and memory chips [1][2][3] .…”

“…But as device features are pushed towards the deep sub-100-nm regime, the conventional scaling methods of the semiconductor industry face increasing technological and fundamental challenges [1][2][3] . For example, device size fluctuations may result in a large spread in device characteristics at the nanoscale, affecting key parameters such as the threshold voltage and on/off currents.…”

A K-Means-Based Multi-Prototype High-Speed Learning System with FPGA-Implemented Coprocessor for 1-NN Searching

“…The process technology also plays a significant role for the speed because smaller transistors switch faster. The shrinking effect of transistors can be estimated by the ideas of scaling [58]- [60]. A larger transistor is scaled down by a factor α to attain the corresponding behavior of a smaller transistor.…”

Sleep switch dual threshold Voltage domino logic with reduced standby leakage current

“…For , operates in the weak inversion region while is turned on (strong inversion). The total subthreshold leakage current at steady state is (4) where is the subthreshold leakage current through for . For , and are cutoff.…”