Reduction of Power Dissipation in Logic Circuits

Abstract

The most research on the power consumption of circuits has been concentrated on the switching power and the power dissipated by the leakage current has been relatively minor area. In today"s IC design, one of the key challenges is the increase in power dissipation of the circuit which in turn shortens the service time of battery-powered electronics, reduces the longterm reliability of circuits due to temperature-induced accelerated device and interconnects aging processes, and increases the cooling and packaging costs of these circuits. In this paper the main aim is to reduce power dissipation. A new design method for various logical circuits design, which is low power, compared to general Static CMOS logic. In this technique both NMOS transistor and PMOS transistors in various logic circuits is split into two transistors. Leakage current flowing through the NMOS transistor stack reduces due to the increase in the source to substrate voltage in the top NMOS transistor and also due to an increase in the drain to source voltage in the bottom NMOS transistor Leakage current flowing through the PMOS transistor stack reduces due to the increase in the source to substrate voltage in the top PMOS transistor and also due to an increase in the drain to source voltage in the bottom NMOS transistor. The tool used is TANNER EDA for schematic simulation. The simulation technology used is MOSIS 180nm.

Design and Analysis of Ultra-low Power Voltage Controlled Oscillator in Nanoscale Technologies

“…A few techniques were proposed and discussed in the literature to curtail static power such as stack approach, sleep transistor approach, sleepy stack approach and zigzag approach. Each low power technique has its own merits and demerits [17].…”

SOI FinFET Based 10T SRAM Cell Design against Short Channel Effects

“…For a new technology, where 18% gate oxide thickness (t ox ) is reduced, the minimum thickness for reliable operation is 2 nm, but at 65 nm it is 1.4 nm. Hence the gate leakage is 1000 times more than the sub-threshold leakage [2]. To utilize the scaling benefits with minimum SCEs the device structures are continuously being tried to be modified.…”

Techniques for Sub-threshold Leakage Reduction in Low Power CMOS Circuit Designs

“…Moreover thinner gate oxides have also caused increase in gate leakage current [1]. Recent research has shown that the sub threshold leakage current is more prominent than the dynamic current in the overall power dissipation [2] [3]. Reduction of sub threshold leakage power is highly desirable for battery operated portable systems, which remain in the standby state for the majority of their operating time.…”