12th International Symposium on Power Semiconductor Devices &Amp; ICs. Proceedings (Cat. No.00CH37094)
DOI: 10.1109/ispsd.2000.856777
|View full text |Cite
|
Sign up to set email alerts
|

Experimental results and simulation analysis of 250 V super trench power MOSFET (STM)

Abstract: We propose a new structure of power MOSFET, i.e. Super Trench power MOSFET (STM). Instead of a conventional ndrift layer, STM hasvertical P and N layers formed within mesa regions between adjacent trenches filled with insulator. The P and N stripe structure relaxes the electric field[l-3) in off-state and makes possible a lower specific on-resistance (Ron, sp) than that of the conventional MOSFET. We fabricated a 250V STM for the first time with only one additional mask over the conventional DMOS process, and … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
12
0
1

Publication Types

Select...
6
2
1

Relationship

0
9

Authors

Journals

citations
Cited by 36 publications
(13 citation statements)
references
References 1 publication
0
12
0
1
Order By: Relevance
“…The parameters that were used for the single-EPI, double-EPIs, and triple-EPIs structure simulation. Figure 12 compares the specific on-resistance performance of our proposed SGT devices with that of the other middle-voltage devices reported in [4,15,21,[32][33][34][35][36][37][38][39][40], ideal silicon limit, and super junction (SJ) limit for cell pitch = 5 and 10 µm in the 50-200 V range. Form Figure 12, we observe that the triple-EPIs structure and those using a double split-gate device [15] and stepped oxide SGTs [18,20,21] can achieve a very low R on,sp in the middle-voltage range because they all can maintain more uniform EF distributions between two trenches.…”
Section: Devicementioning
confidence: 99%
“…The parameters that were used for the single-EPI, double-EPIs, and triple-EPIs structure simulation. Figure 12 compares the specific on-resistance performance of our proposed SGT devices with that of the other middle-voltage devices reported in [4,15,21,[32][33][34][35][36][37][38][39][40], ideal silicon limit, and super junction (SJ) limit for cell pitch = 5 and 10 µm in the 50-200 V range. Form Figure 12, we observe that the triple-EPIs structure and those using a double split-gate device [15] and stepped oxide SGTs [18,20,21] can achieve a very low R on,sp in the middle-voltage range because they all can maintain more uniform EF distributions between two trenches.…”
Section: Devicementioning
confidence: 99%
“…Le concept du transistor DT-SJMOS (Deep Trench SuperJunction MOSFET) se base sur plusieurs publications [43], [44], [45], notamment les travaux de Glenn [46]. En effet, si la Superjonction reste un principe général, les procédés de fabrication de composants se basant sur ce concept sont nombreux.…”
Section: Ii241 Présentation De La Structureunclassified
“…A smoother field profile may be reached by trenching techniques and subsequent filling of the trench or a side wall implantation approach [5]. A conceivable concept is the creation of deep trenches in an n-doped substrate and coating or implanting the trench side walls with pdoping materials.…”
Section: Compensation Devicesmentioning
confidence: 99%